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A new manufacturing 
approach for mono- 
crystalline Sic wafers 
Compared to silicon, which is well established 
as a base material for semiconductor fabrica- 
tion, silicon carbide (Sic) is less well known 
but offers potentially significant performance 
improvements for a number of devices in a 
variety of application markets.Among its 
primary physical advantages are the material’s 
much larger bandgap, higher thermal 
conductivity and improved hardness against 
high temperatures and chemically aggressive 
environments. 
The key advanced applications for Sic currently 
include power electronics driven by Schottky 
diodes, high-frequency and high-power 
RF/microwave devices (MESFETs) and high-tem- 
perature electronics and sensors - all of which 
are employed in both standard and harsh envi- 
ronments - as well as substrates for III-V nitrides 
(AlN, GaN, InN and their alloys) for rapidly grow- 
ing application markets driven by high demand 
for blue LEDs (and their lighting applications) as 
well as UV-blue lasers for high-density optical 
data storage (DVD). 
Several factors point to Sic wafer development 
entering a new phase. One indicator is the accel- 
eration of wafer diameter increases. Shortly after 
the appearance of 2” wafers (which emerged as 
the Sic standard during 1999) Cree Inc (Durham, 
NC, USA) announced 3” 6H- and 4H-SiC wafers 
and demonstrated the feasibility of 4” Sic wafers 
for the near future. 
Another significant indicator is the increased 
activity of existing suppliers, as well as the num- 
ber of new competitors entering the Sic arena. 
However, cost, availability and quality issues 
remain as the main determinants of whether or 
not large-volume applications will emerge on an 
industrial scale. 
The Smart Cut approach 
A manufacturing process called Smart Cut has 
been shown to work with Sic to deposit 
monocrystalline Sic on to wafers made from 
either silicon or silicon carbide [l] .A viable cat- 
alyst for the new Sic large-volume production 
era, Smart Cut is potentially an enabling 
technology for adapting wafers to dedicated 
applications. 
The process could be classified as a technique 
dedicated to layer transfer.While some standard 
techniques for layer transfer already exist, they 
are based mainly on wafer bonding and etch- 
back or epitaxial lift-off.The Smart Cut 
approach is based on the deep splitting of a 
substrate below and parallel to its surface (i.e. 
horizontally) to define the thin layer that will 
be transferred from the donor substrate on to a 
new host substrate.The donor substrate can 
then be re-used for further layer transfers.The 
location where splitting occurs is based on ion 
implantation (preferably of hydrogen ions), 
creating a buried highly fragile layer.The 
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physics at the heart of the process are detailed 
elsewhere [2]. 
Figure 1 illustrates an industrial application of 
the process which has already proven highly suc- 
cessful for large-volume production of silicon-on- 
insulator (SOI) wafers (known as UNIBOND 
wafers when made using this process - see 
www.soitec.com). It comprises the following 
sequence of steps: 
1: 
2: 
3: 
4: 
5: 
6 
7: 
Silicon wafer A is capped with thermally 
grown SiO, 
Hydrogen is implanted into wafer A 
Hydrophilic bonding occurs (wafer B is either 
bare, capped or oxidized) 
Implanted wafer A splits along the implanted 
layer into two parts, creating an SO1 structure 
and leaving the remainder of wafer A 
High-temperature annealing is performed 
(1100°C for 2 hours); the bonding energy is 
then as high as the rupture energy of bulk 
silicon 
Final polishing: the split SO1 structure exhibits 
micro-roughness - polishing (via chemical- 
mechanical planarization, or CMP) enables 
recovery of a smooth surface comparable to 
that of a prime silicon wafer 
The remaining portion of wafer A is available 
for recycling as a new A or B layer. 
tlgure 7. /ne steps in me bmarr cut process. 
All the equipment required for this technique 
consists of standard semiconductor tools, 
which addresses the issue of SO1 wafer 
manufacturability. 
In the case of Smart Cut for SIC, most of the 
equipment needed is similar to these standard 
tools used for silicon and/or Sic wafer process- 
ing and manufacturing (unlike competitive tech- 
niques, which need specific tools developed to 
make SO1 wafers, such as special implanters). 
This is important since, as long as standard diam- 
eters for Sic wafers remain significantly small 
compared to those for silicon, a major bottleneck 
to Sic going into production volumes may simply 
be the lack of standard equipment and manufac- 
turing lines in operation that can accept small 2” 
or 3” wafers, and can easily switch from one gen- 
eration to the next.Transferring these lines into 
4” or larger wafers made of silicon or other mate- 
rial in a compatible wafer form would enable 
important investment savings and much wider 
industrial use. 
Sic donor wafer advantages 
Applying the Smart-Cut process to Sic enables 
the starting Sic wafer to be saved for use as a 
donor wafer. In the course of the layer transfer, 
the Sic layer thickness cut from the donor 
wafer is in the 1 pm range (minimal, compared 
to the total substrate thickness).This enables the 
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starting donor wafer to be reclaimed and reused 
many times, with reuse repetition limited prima- 
rily by the mechanical strength of the substrate 
material. 
The first major advantage for the Sic wafer mar- 
ket is the possibility of multi-peeling, which 
reduces wafer cost and availability problems.This 
is particularly important for the multiple peeling 
of high-quality crystals, such as very low 
micropipe density wafers and /or highly electri- 
cally insulating materials. 
Transferring to Smart Cut also provides the 
opportunity to create complex hetero-struc- 
tures, with good flexibility for the choice of 
both the host support wafer and the intermedi- 
ate layers. Depending on the application, the 
specifications of the host substrate can be cho- 
sen differently.Among the benefits are the elec- 
trical resistivity (preferably high for RF devices), 
the thermal conductivity (power applications 
and RF/microwave devices), thermal expansion 
coefficients (epitaxial substrates), optical prop- 
erties, and hardness against harsh environ- 
ments, including high-temperature compatibility 
(sensors). 
The intermediate layer (when present) can be 
either an insulator or as conductive as possible; 
the choice depends on both electrical currents 
and thermal dissipation management [3,4]. In 
some cases, there may be particular sensitivity 
regarding the electrical properties of the bond- 
ing interface. One such previous example in- 
volves the development of silicon-based power 
P-N junctions with sharp doping profiles, obtain- 
ed by directly bonding p-type and n-type silicon 
wafers together instead of using epitaxy [5,6]. 
Challenges for Sic wafer bonding are intrinsically 
linked to the Sic bulk technology still being in 
its nascent stages. It has been observed that Sic’s 
ability to bond correlates closely to the quality of 
the starting material, so a number of general cri- 
teria for successful wafer bonding must be met - 
including surface planarity, surface micro-rough- 
ness below 0.5 nm RMS and surface contamina- 
tion. Besides contamination removal, a scratch- 
free Sic surface and an atomic-level surface 
roughness are required for wafer bonding. 
Currently, commercially available wafers do not 
typically fulfill these stringent requirements; 
thus, specific CMP processes have been 
developed. Scratch-free surfaces and surface 
roughness in the 0.1-0.5 nm RMS range have 
Figure 2. Final SiCOI structure; 35mm 
monocrystalline SK layer placed onto a standard 
1 OOmm silicon wafer: 
been obtained both for surface preparation of 
the Sic wafer before bonding (specific prepara- 
tion or standard reclaiming after a previous 
Smart Cut implementation) and the transferred 
thin film. 
Sic surface preparation and implantation steps 
have made possible high-quality Smart Cut Sic 
wafers with less sensitivity to the still-numerous 
crystalline defects present on the Sic material. 
The quality of the transferred Sic ftis is cur- 
rently mainly limited by the quality of the start- 
ing crystal and not by the process itself. 
Moreover, as reclaim of the cut wafer is essential 
- for both economic and technical reasons - the 
further development of these processes is being 
heavily emphasized. 
As mentioned previously, transfer of Sic on sili- 
con is of interest for its compatibility with sili- 
con production facilitiesAnother approach has 
been studied to enable better heat conduction 
through the substrate: the use of a polycrystalline 
Sic substrate (instead of a silicon substrate) with 
a nitride interlayer to facilitate bonding and 
improve heat conduction compared to an oxide 
layer (see Figure 2 for an example of a 35 mm 
monocrystalline Sic layer placed on a standard 
silicon wafer). 
These two examples illustrate that the Smart Cut 
process allows the integration of Sic thin films 
on to various substrates. Many different schemes 
can be devised, depending on the final compos- 
ite structure desired. 
Initial studies of SOI-like structures have been 
conducted, yielding successful bonding of Sic 
onto oxidized silicon or polycrystalline CVD 
SiC substrates via a silicon nitride layer. 
These early successes have enabled extensive 
physical and electrical characterization of the 
structures and, especially, of the transferred 
thin films. Electrical behaviour of the trans- 
ferred thin films has been detailed, and the 
process is now mature enough to allow trans- 
fer of thin Sic film without altering electrical 
properties 171. 
technologies, the process is being proposed to 
help propagate the industrial use of Sic wafers 
into large-volume applications. 
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